PTO/SB/08A(10-01)
Approved for use through 10/31/2002, OMB 851-0031
S Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
of information unless if seed

Substitute for form 1449A/PTO	Under the Peperwork Reduction Act of 1995, no persons are	required to respond to a collection of information unless it contains a valid CMB control number
INFORMATION DISCLOSURE	Complete if Known	
STATEMENT BY APPLICANT	Application Number	10/716755
(Use as many sheets as necessary P	Filing Date	November 19, 2003
MAR 0 8 2004 W	First Named Inventor	Tang, Stephen
	Group Art Unit	2818 2827
MAR U Z	Examiner Name	Unknown S. MAi
Sheet 1 of 1	Attorney Docket No: 8	30107.038US1

US PATENT DOCUMENTS						
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T²

	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No 1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	7*
gr		FAZAN, PIERRE, et al., "A Simple 1-Transistor Capacitor-Less Memory Cell for High Performance Embedded DRAMs", <u>IEEE 2002 Custom Integrated Circuits Conference</u> , (2002),99-102	
Bn		OHSAWA, TAKASHI, et al., "A Memory Using One-Transistor Gain Cell on SOI(FBC) with Performance Suitable for Embedded DRAM's", 2003 Symposium on VLSI Circuits Digest of Technical Papers, (2003),4 pages	
8M		OHSAWA, TAKASHI, et al., "Memory Design Using a One-Transistor Gain Cell on SOI", IEEE Journal of Solid-State Circuits, vol. 37, no. 11, (November 2002),1510-1522	
8M		OHSAWA, TAKASHI, et al., "Memory Design Using One-Transistor Gain Cell on SOI", ISSCC 2002, Session 9, Dram and Ferroelectric Memories, 9.1, (February 5, 2002),3 pages	
SM		OKHONIN, S., "A Capacitor-Less 1T-DRAM Cell", <u>IEEE Electron Device Letters</u> , vol. 23, no. 2, (February 2002),85-87	
M		OKHONIN, S., et al., "A SOI Capacitor-less 1T-DRAM Concept", 2001 IEEE International SOI Conference, (October 2001),153-154	

DATE CONSIDERED 05-03-05